Files
AILang/crates/ail/tests/snapshots/max3.ll
T
Brummel ba516b8b39 Iter 14f: Boehm conservative GC
Decision 9 ships. Through Iter 14e every ADT box, lambda env, and
closure pair was leaked. This iter substitutes GC_malloc for malloc
in all four IR allocation sites and links -lgc. No language change,
no AST change, no schema change.

Diff: 5 files modified, ~30 LOC net.
- codegen/lib.rs: 4 substitutions @malloc -> @GC_malloc.
- ail/main.rs: .arg("-lgc") in the clang invocation.
- 5 IR snapshot files: mechanical s/@malloc/@GC_malloc/, 9
  occurrences. IR is bit-identical to pre-14f modulo this
  substitution — exactly Decision 9's promise.
- e2e.rs: new test gc_handles_recursive_list_construction.
- examples/gc_stress.{ailx,ail.json}: new fixture, builds a 50-
  element list via recursive Cons, sums it (1275).

Hash invariance verified: every existing fixture def hash
unchanged (codegen and link line are downstream of canonical
bytes; AST didn't move).

Tests 79 -> 80, all green. Existing 79 byte-identical stdout.
gc_stress -> 1275. list_map_poly -> 2/3/4 unchanged. sort
sorted-list unchanged. cargo doc 0 warnings.

GC notes (pertinent to future work):
- GC_INIT() not needed on Arch libgc 1.5.6 (auto-init via
  __attribute__((constructor))).
- No conservative-scan over-retention observed.
- -lgc alone sufficient for link (pthread/dl transitive).

Pattern-shape note from gc_stress fixture writing: the post-14d
"if-then-else" replacement is `(match (app == n 0) (case
(pat-lit true) ...) (case (pat-wild) ...))`. Three lines for
what `if` used to do in one, but uniform with the language.
Worth flagging for the stdlib brief.

Language is feature-complete enough for stdlib. The three
blockers identified at the 14b boundary (redundancy 14d, tail
calls 14e, GC 14f) are all done. Plan 15a: first stdlib module
std_list.ailx with length/append/reverse/map/filter/fold_left/
fold_right/head/tail/is_empty.

Co-Authored-By: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
2026-05-07 17:25:07 +02:00

86 lines
2.1 KiB
LLVM

; AILang generated workspace; entry: max3
source_filename = "max3.ail"
target triple = "<NORMALIZED>"
@.str_max3_fmt_int_0 = private unnamed_addr constant [6 x i8] c"%lld\0A\00", align 1
declare i32 @printf(ptr, ...)
declare i32 @puts(ptr)
declare ptr @GC_malloc(i64)
@ail_max3_max_clos = private unnamed_addr constant { ptr, ptr } { ptr @ail_max3_max_adapter, ptr null }
@ail_max3_max3_clos = private unnamed_addr constant { ptr, ptr } { ptr @ail_max3_max3_adapter, ptr null }
@ail_max3_main_clos = private unnamed_addr constant { ptr, ptr } { ptr @ail_max3_main_adapter, ptr null }
define i64 @ail_max3_max(i64 %arg_a, i64 %arg_b) {
entry:
%v1 = icmp sgt i64 %arg_a, %arg_b
br i1 %v1, label %then.2, label %else.2
then.2:
br label %join.2
else.2:
br label %join.2
join.2:
%v3 = phi i64 [ %arg_a, %then.2 ], [ %arg_b, %else.2 ]
ret i64 %v3
}
define i64 @ail_max3_max_adapter(ptr %_env, i64 %a0, i64 %a1) {
entry:
%r = call i64 @ail_max3_max(i64 %a0, i64 %a1)
ret i64 %r
}
define i64 @ail_max3_max3(i64 %arg_a, i64 %arg_b, i64 %arg_c) {
entry:
%v1 = icmp sgt i64 %arg_a, %arg_b
br i1 %v1, label %then.2, label %else.2
then.2:
%v3 = icmp sgt i64 %arg_a, %arg_c
br i1 %v3, label %then.4, label %else.4
then.4:
br label %join.4
else.4:
br label %join.4
join.4:
%v5 = phi i64 [ %arg_a, %then.4 ], [ %arg_c, %else.4 ]
br label %join.2
else.2:
%v6 = icmp sgt i64 %arg_b, %arg_c
br i1 %v6, label %then.7, label %else.7
then.7:
br label %join.7
else.7:
br label %join.7
join.7:
%v8 = phi i64 [ %arg_b, %then.7 ], [ %arg_c, %else.7 ]
br label %join.2
join.2:
%v9 = phi i64 [ %v5, %join.4 ], [ %v8, %join.7 ]
ret i64 %v9
}
define i64 @ail_max3_max3_adapter(ptr %_env, i64 %a0, i64 %a1, i64 %a2) {
entry:
%r = call i64 @ail_max3_max3(i64 %a0, i64 %a1, i64 %a2)
ret i64 %r
}
define i8 @ail_max3_main() {
entry:
%v1 = call i64 @ail_max3_max3(i64 3, i64 17, i64 9)
call i32 (ptr, ...) @printf(ptr @.str_max3_fmt_int_0, i64 %v1)
ret i8 0
}
define i8 @ail_max3_main_adapter(ptr %_env) {
entry:
%r = call i8 @ail_max3_main()
ret i8 %r
}
define i32 @main() {
call i8 @ail_max3_main()
ret i32 0
}